KELEFOURAS, Vasileios, KERAMIDAS, Georgios and VOROS, Nikolaos (2017). Cache partitioning + loop tiling: A methodology for effective shared cache management. In: HÜBNER, Michael, REIS, Ricardo, STAN, Mircea and VOROS, Nikolaos, (eds.) 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) : Emerging VLSI technologies and architectures. Bochum, Germany, IEEE Computer Society, 477-482. [Book Section]
Documents
18358:462956
PDF
Kelefouras-CachePartitioningLoopTiling(AM).pdf - Accepted Version
Available under License All rights reserved.
Kelefouras-CachePartitioningLoopTiling(AM).pdf - Accepted Version
Available under License All rights reserved.
Download (998kB) | Preview
Abstract
In this paper, we present a new methodology that provides i) a theoretical analysis of the two most commonly used approaches for effective shared cache management (i.e., cache partitioning and loop tiling) and ii) a unified framework to fine tuning those two mechanisms in tandem (not separately). Our approach manages to lower the number of main memory accesses by one order of magnitude keeping at the same time the number of arithmetical/addressing instructions in a minimal level. We also present a search space exploration analysis where our proposal is able to offer a vast deduction in the required search space.
More Information
Statistics
Downloads
Downloads per month over past year
Metrics
Altmetric Badge
Dimensions Badge
Share
Actions (login required)
View Item |