MICHAIL, Harris E., ATHANASIOU, George S., KELEFOURAS, Vasileios, THEODORIDIS, George, STOURAITIS, Thanos and GOUTIS, Costas E. (2015). Area-throughput trade-offs for SHA-1 and SHA-256 hash functions’ pipelined designs. Journal of Circuits, Systems and Computers, 25 (04), p. 1650032.
Full text not available from this repository.Abstract
High-throughput designs of hash functions are strongly demanded due to the need for security in every transmitted packet of worldwide e-transactions. Thus, optimized and non-optimized pipelined architectures have been proposed raising, however, important questions. Which is the optimum number of the pipeline stages? Is it worth to develop optimized designs or could the same results be achieved by increasing only the pipeline stages of the non-optimized designs? The paper answers the above questions studying extensively many pipelined architectures of SHA-1 and SHA-256 hashes, implemented in FPGAs, in terms of throughput/area (T/A) factor. Also, guides for developing efficient security schemes designs are provided. Read More: https://www.worldscientific.com/doi/abs/10.1142/S0218126616500328
Item Type: | Article |
---|---|
Uncontrolled Keywords: | Hash function; message authentication code; pipeline; FPGA, security |
Departments - Does NOT include content added after October 2018: | Faculty of Science, Technology and Arts > Department of Computing |
Identification Number: | https://doi.org/10.1142/S0218126616500328 |
Page Range: | p. 1650032 |
Depositing User: | Vasileios Kelefouras |
Date Deposited: | 27 Mar 2018 09:33 |
Last Modified: | 23 Nov 2021 12:38 |
URI: | https://shura.shu.ac.uk/id/eprint/18342 |
Actions (login required)
View Item |
Downloads
Downloads per month over past year