Items where Author is "Stewart, Robert"

Up a level
Export as [feed] Atom [feed] RSS
Group by: Item Type | Full Text | No Grouping
Number of items: 11.

Article

file
GARCIA, Paulo, BHOWMIK, Deepayan, STEWART, Robert, MICHAELSON, Greg and WALLACE, Andrew (2019). Optimized memory allocation and power minimization for FPGA-based image processing. Journal of Imaging, 5 (1), p. 7.

file
ARCHIBALD, Blair, MAIER, Patrick, MCCREESH, Ciaran, STEWART, Robert and TRINDER, Phil (2017). Replicable parallel branch and bound search. Journal of Parallel and Distributed Computing, 113, 92-114.

file
STEWART, Robert, MAIER, Patrick and TRINDER, Phil (2016). Transparent fault tolerance for scalable functional computation. Journal of Functional Programming, 26, e5.

file
STEWART, Robert, BHOWMIK, Deepayan, WALLACE, Andrew and MICHAELSON, Greg (2015). Profile Guided Dataflow Transformation for FPGAs and CPUs. Journal of Signal Processing Systems, 87 (1), 3-20.

Book Section

file
ARCHIBALD, Blair, MAIER, Patrick, STEWART, Robert and TRINDER, Phil (2019). Implementing YewPar: a framework for parallel tree search. In: European Conference on Parallel Processing. Springer, 184-196.

file
BHOWMIK, Deepayan, GARCIA, Paulo, WALLACE, Andrew, STEWART, Robert and MICHAELSON, Greg (2017). Power efficient dataflow design for a heterogeneous smart camera architecture. In: Design and Architectures for Signal and Image Processing (DASIP), 2017 Conference on. IEEE.

file
ARCHIBALD, Blair, MAIER, Patrick, STEWART, Robert, TRINDER, Phil and DE BEULE, Jan (2017). Towards Generic Scalable Parallel Combinatorial Search. In: PASCO 2017 : Proceedings of the International Workshop on Parallel Symbolic Computation. ACM, 1-10.

file
STEWART, Robert, MICHAELSON, Greg, BHOWMIK, Deepayan, GARCIA, Paulo and WALLACE, Andy (2016). A dataflow IR for memory efficient RIPL compilation to FPGAs. In: CARRETERO, Jesus, GARCIA-BLAS, Javier, GERGEL, Victor, VOEVODIN, Vladimir, MEYEROV, Iosif, RICO-GALLEGO, Juan A., DIAZ-MARTIN, Juan C., ALONSO, Pedro, DURILLO, Juan, GARCIA SANCHEZ, Jose Daniel, LASTOVETSKY, Alexey L., MAROZZO, Fabrizio, LIU, Qin, BHUIYAN, Zakirul Alam, FURLINGER, Karl, WEIDENDORFER, Josef and GARCIA, Jose, (eds.) Algorithms and architectures for parallel processing : ICA3PP 2016 Collocated Workshops: SCDT, TAPEMS, BigTrust, UCER, DLMCS, Granada, Spain, December 14-16, 2016, Proceedings. Lecture Notes in Computer Science (10049). Springer, 174-188.

file
BHOWMIK, Deepayan, WALLACE, Andrew, STEWART, Robert, QIAN, Xinyuan and MICHAELSON, Greg (2015). Profile driven dataflow optimisation of mean shift visual tracking. In: Signal and Information Processing (GlobalSIP), 2014 IEEE Global Conference on. IEEE, 1-5.

file
MAIER, Patrick, STEWART, Robert and TRINDER, Phil (2014). The HdpH DSLs for scalable reliable computation. In: Proceedings of the 2014 ACM SIGPLAN symposium on Haskell - Haskell '14. ACM, 65-76.

Conference or Workshop Item

file
GARCIA, Paulo, BHOWMIK, Deepayan, WALLACE, Andrew, STEWART, Robert and MICHAELSON, Greg (2018). Area-energy aware dataflow optimisation of visual tracking systems. In: 14th International Symposium on Applied Reconfigurable Computing (ARC), Santorini, Greece, 2-4 May, 2018.

This list was generated on Thu Mar 28 20:21:28 2024 UTC.