Optimized Parallel Implementation of Extended Kalman Filter Using FPGA

JARRAH, Amin, AL TAMIMI, Abdel-Karim and ALBASHIR, Tala (2018). Optimized Parallel Implementation of Extended Kalman Filter Using FPGA. Journal of Circuits, Systems and Computers, 27 (1): 1850009.

Full text not available from this repository.

Abstract

There are enormous numbers of applications that require the use of tracking algorithms to predict the future states of a system according to its previous accumulated states. Thus, many efficient techniques are widely adopted to estimate the future states of a system at every point in time to get the desired performance levels. Kalman filter is a popular and an efficient method for online estimations for linear measurements. Extended Kalman Filter (EKF), on the other hand, is more suited for nonlinear measurements. However, EKF algorithm is well known to be computationally intensive, and may not achieve the strict requirements of real time applications. This issue has motivated researchers to consider the use of parallel processing platforms such as Field Programmable Gate Arrays (FPGAs) and Graphic Processing Units (GPUs) to meet the real time requirements. This paper provides an optimized parallel architecture for EKF using FPGA. Our approach exploits many optimization and parallel techniques such as pipelining, loop unrolling, dataflow, and inlining; and utilizes the inherently parallel architecture nature of FPGAs to accelerate the estimation process. Our experimental analyses show that our optimized implementation of EKF can achieve better results when compared to other implementations using GPU and multicore platforms. Moreover, higher performance levels can be achieved when operating on larger data sizes. This is due to our proposed optimization techniques that we have applied, and the exploited inherent parallelism among EKF operations.

Item Type:	Article
Uncontrolled Keywords:	Tracking algorithms; time series analysis; data modeling; data prediction; extended Kalman filter; field-programmable gate array (FPGA); high level synthesis tools (HLS Tools); parallel architecture; optimization techniques; 0906 Electrical and Electronic Engineering; Electrical & Electronic Engineering
Identification Number:	https://doi.org/10.1142/s0218126618500093
SWORD Depositor:	Symplectic Elements
Depositing User:	Symplectic Elements
Date Deposited:	27 Apr 2023 09:56
Last Modified:	11 Oct 2023 15:45
URI:	https://shura.shu.ac.uk/id/eprint/31052

Actions (login required)

View Item

Downloads

Publication Metrics