A Novel Seven-valued Buffer

KABIRI, Peyman and MOKHTARI, Ali (2018). A Novel Seven-valued Buffer. In: Proceedings of 3rd National Conference on Electrical and Computer Engineering (TEC-2018). Civillica.

[img] PDF (No archiving policy)
tec-01510104.pdf - Published Version
Restricted to Repository staff only
All rights reserved.

Download (779kB)
Official URL: https://en.civilica.com/Papers-TECCONF03=%D8%B3%D9...


In many-valued logic, voltage regulation for individual logic levels plays an important role in building stacking capability for the circuitry. The main problem is the noise immunity and is shows itself in cascading a number of components such as full adders. Multi-Valued Buffer (MVB) represents a solution to improve noise immunity and to solve the cascading problem of multi-valued based circuits e.g. seven level full adder. The proposed MVB is designed in voltage mode. This buffer is expandable and it is capable of being implemented using more levels with the same approach.

Item Type: Book Section
SWORD Depositor: Symplectic Elements
Depositing User: Symplectic Elements
Date Deposited: 25 Feb 2019 12:54
Last Modified: 18 Mar 2021 06:33
URI: https://shura.shu.ac.uk/id/eprint/23851

Actions (login required)

View Item View Item


Downloads per month over past year

View more statistics