A parallel process model and architecture for a Pure Logic Language

JELLY, Innes E. (1990). A parallel process model and architecture for a Pure Logic Language. Doctoral, Sheffield City Polytechnic.

PDF (Ethos)
Jelly_-_278515.pdf - Accepted Version
All rights reserved.

Download (16MB) | Preview
PDF (Version of Record)
10697177.pdf - Accepted Version
All rights reserved.

Download (9MB) | Preview


The research presented in this thesis has been concerned with the use of parallel logic systems for the implementation of large knowledge bases. The thesis describes proposals for a parallel logic system based on a new logic programming language, the Pure Logic Language. The work has involved the definition and implementation of a new logic interpreter which incorporates the parallel execution of independent OR processes, and the specification and design of an appropriate non shared memory multiprocessor architecture.

The Pure Logic Language which is under development at JeL, Bracknell, differs from Prolog in its expressive powers and implementation. The resolution based Prolog approach is replaced by a rewrite rule technique which successively transforms expressions according to logical axioms and user defined rules until no further rewrites are possible.

A review of related work in the field of parallel logic language systems is presented. The thesis describes the different forms of parallelism within logic languages and discusses the decision to concentrate on the efficient implementation of OR parallelism. The parallel process model for the Pure Logic Language uses the same execution technique of rule rewriting but has been adapted to implement the creation of independent OR processes and the required message passing operations. The parallelism in the system is implemented automatically and, unlike many other parallel logic systems there are no explicit program annotations for the control of parallel execution. The spawning of processes involves computational overheads within the interpreter: these have been measured and results are presented.

The functional requirements of a multiprocessor architecture are discussed: shared memory machines are not scalable for large numbers of processing elements, but, with no shared memory, data needed by offspring processors must be copied from the parent or else recomputed. The thesis describes an optimised format for the copying of data between processors. Because a one-to-many communication pattern exits between parent and offspring processors a broadcast architecture is indicated. The development of a system based on the broadcasting of data packets represents a new approach to the parallel execution of logic languages and has led to the design of a novel bus based multiprocessor architecture. A simulation of this multiprocessor architecture has been produced and the parallel logic interpreter mapped onto it: this provides data on the predicted performance of the system. A detailed analysis of these results is presented and the implications for future developments to the proposed system are discussed.

Item Type: Thesis (Doctoral)
Additional Information: This reseach project was funded under Project No. 086/178 by the Alvey Commision with ICL pIc designated as industrial "uncle".
Research Institute, Centre or Group - Does NOT include content added after October 2018: Sheffield Hallam Doctoral Theses
Depositing User: Jill Hazard
Date Deposited: 14 Nov 2014 14:05
Last Modified: 26 Apr 2021 12:34
URI: https://shura.shu.ac.uk/id/eprint/8778

Actions (login required)

View Item View Item


Downloads per month over past year

View more statistics