A methodology for speeding up edge and line detection algorithms focusing on memory architecture utilization

KELEFOURAS, Vasileios, KRITIKAKOU, Angeliki and GOUTIS, Costas (2014). A methodology for speeding up edge and line detection algorithms focusing on memory architecture utilization. The Journal of Supercomputing, 68 (1), 459-487.

Full text not available from this repository.
Official URL: https://link.springer.com/article/10.1007/s11227-0...
Link to published version:: https://doi.org/10.1007/s11227-013-1049-x

Abstract

In this paper, a new methodology for speeding up edge and line detection algorithms is presented, achieving improved performance over the state of the art software library OpenCV (speedup from 1.35 up to 2.22) and other conventional implementations, in both general and embedded processors, by reducing the number of load/store and arithmetic instructions, the number of data cache accesses and data cache misses in memory hierarchy and the algorithm memory size. This is achieved by fully exploiting the combination of the software and hardware parameters which are considered simultaneously as one problem and not separately. Furthermore, the edge and line detection algorithms have been simplified for a computer vision application in a Virtex-5 Xilinx FPGA using Microblaze soft processor (detection and measurement of flow fronts in a microfluid device); it achieves speedup up to 660 times in comparison with conventional software implementations.

Item Type: Article
Departments: Faculty of Science, Technology and Arts > Computing
Identification Number: https://doi.org/10.1007/s11227-013-1049-x
Depositing User: Vasileios Kelefouras
Date Deposited: 05 Apr 2018 13:16
Last Modified: 05 Apr 2018 13:16
URI: http://shura.shu.ac.uk/id/eprint/18357

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year

View more statistics