Digital tanlock loop architecture with no delay

AL-ALI, Omar Al-Kharji, ANANI, Nader, AL-ARAJI, Saleh, AL-QUTAYRI, Mahmoud and PONNAPALLI, Prasad (2012). Digital tanlock loop architecture with no delay. International Journal of Electronics, 99 (2), 179-195.

Preview

PDF Anani_Digital_tanlock_loop_architecture_with_no_delay.pdf - Accepted Version All rights reserved. Download (718kB) | Preview

Abstract

This article proposes a new architecture for a digital tanlock loop which eliminates the time-delay block. The �=2 (rad) phase shift relationship between the two channels, which is generated by the delay block in the conventional timedelay digital tanlock loop (TDTL), is preserved using two quadrature sampling signals for the loop channels. The proposed system outperformed the original TDTL architecture, when both systems were tested with frequency shift keying input signal. The new system demonstrated better linearity and acquisition speed as well as improved noise performance compared with the original TDTL architecture. Furthermore, the removal of the time-delay block enables all processing to be digitally performed, which reduces the implementation complexity. Both the original TDTL and the new architecture without the delay block were modelled and simulated using ATLAB/Simulink. Implementation issues, including complexity and relation to simulation of both architectures, are also addressed.

Item Type:	Article
Research Institute, Centre or Group - Does NOT include content added after October 2018:	Materials and Engineering Research Institute > Advanced Coatings and Composites Research Centre > Electronic Materials and Sensors Research Group
Identification Number:	https://doi.org/10.1080/00207217.2011.623271
Page Range:	179-195
Depositing User:	Nader Anani
Date Deposited:	03 Jul 2015 09:48
Last Modified:	18 Mar 2021 04:23
URI:	https://shura.shu.ac.uk/id/eprint/10150

Actions (login required)

View Item

Downloads

Publication Metrics