A nonuniform DPLL architecture for optimized performance

AL-KHARJI AL-ALI, Omar, ANANI, Nader, AL-ARAJI, Saleh and AL-QUTAYRI, Mahmoud (2014). A nonuniform DPLL architecture for optimized performance. IEEJ Transactions on Electrical and Electronic Engineering, 9 (1), 15-23.

Full text not available from this repository. (Contact the author)
Official URL: http://onlinelibrary.wiley.com/doi/10.1002/tee.219...
Link to published version:: 10.1002/tee.21931


This paper presents the design, analysis, simulation and implementation of the architecture of a new non-uniform type digital phaselocked loop (DPLL). The proposed loop uses a composite phase detector (CPD), which consists of a sample-and-hold unit and an arctan block. The CPD improves the system linearity and results in a wider lock range. In addition, the loop has an adaptive controller block, which can be used to minimize the overall system sensitivity to variations in the power of the input signal. Furthermore, the controller has a tuning mechanism that gives the designer the flexibility to customize the loop parameters to suit a particular application. These performance parameters include lock range, acquisition time, phase noise or jitter, and signal to noise ratio enhancement. The simulation results show that the proposed loop provides flexibility to optimize the major conflicting system parameters. A prototype of the proposed system was implemented using an FPGA and the practical results concur with those obtained by simulation using MATLAB/Simulink.

Item Type: Article
Research Institute, Centre or Group: Materials and Engineering Research Institute > Thin Films Research Centre > Electronic Materials and Sensors Research Group
Identification Number: 10.1002/tee.21931
Related URLs:
Depositing User: Nader Anani
Date Deposited: 09 Jun 2015 10:22
Last Modified: 09 Jun 2015 10:22
URI: http://shura.shu.ac.uk/id/eprint/10147

Actions (login required)

View Item View Item


Downloads per month over past year

View more statistics